



MM5627



80 Gbps High-Speed Differential Loopback Switch (DC coupled)



Description

The MM5627 is a high-speed differential loopback switch (DC coupled) supporting the high-speed differential signal switching required in the latest PCIe Gen 5, Gen 6, SerDes, and other standards. The MM5627 is based on Menlo Micro's Ideal Switch® technology and can operate at 80 Gbps with a bandwidth of 20 GHz for high-performance applications. Each differential pair can be controlled individually and there are 128 possible switch control states. The MM5627 has low insertion loss, fast switching speed, and can operate with greater than 3 billion switching cycles. The MM5627 system-in-package (SiP) solution fully integrates the switch driver and charge pump controlled through SPI interface by a host processor. In addition, integrated decoupling capacitors provide significant board footprint reduction for high-volume production test solutions. The MM5627 switch provides high data rate for full high-speed differential data applications with unprecedented levels of parallel testing for space-constrained final test and probe test. Applications include chip testing for smartphones, graphics, and network processors, as well as microprocessors, accelerators, and high-speed memory products.

Features


- DC to 20 GHz range
- Differential Dual DP3T switch with Loopback
- Normally Open, Reflective actuator
- Low Insertion Loss: -2.3 dB @ 20 GHz
- Integrated charge pump and driver eliminates the requirement for external biasing and driver circuitry
- Fully controllable ports for low, medium, and high data rate signal routing.
- High Reliability: Greater than 3 billion switching operations
- 8.2 x 8.2 mm LGA Package
- 128 possible switch control states

Markets

- Automated Test Equipment
- Measurement Equipment
- Semiconductor Final Package Test
- Compliance and Loopback Test

Applications

- High-Speed Data Digital Component Testing
- Optical-Electrical Module Testing
- High-Speed Signal Routing
- ATE Device Interface Boards
- Optical-Electrical Module Testing
- Differential Switch Matrices





Electrical Specifications

Operating Characteristics

Absolute Maximum Ratings

Exceeding the maximum ratings as listed in [Table 1](#) below may reduce the reliability of the device or cause permanent damage. Operation of the MM5627 should be restricted to the limits indicated in the recommended operating conditions listed in [Table 2](#).

Electrostatic Discharge (ESD) Safeguards

The MM5627 is a Class 0 ESD device. When handling the MM5627, observe precautions as with any other ESD sensitive device. Do not exceed the voltage ratings specified in [Table 1](#).

**Table 1. Absolute Maximum Ratings**

Parameter	Symbol	Minimum	Maximum	Unit
DC Supply Voltage	V _{DD}	-0.3	3.6	V
I/O Supply Voltage	V _{DD_IO}	-0.3	5.5	V
Charge Pump Input	V _{IN}	-0.3	5.5	V
Driver Logic Input Levels		-0.3	V _{DD_IO} + 0.3	V
Max Input Voltage Level (RF Pins) ^{4,8}		—	3.3	V
Hot Switching Voltage @ 0.5 V ^{1,2}		-0.5	0.5	V
Storage Temperature Range ³		-65	150	°C
ESD Rating HBM RF Pins ⁴		—	150	V
ESD Rating HBM Control and Power Pins ⁵		—	2000	V
ESD Rating HBM VPP Pin		—	500	V
Mechanical Shock ⁶		—	500	G
Vibration ⁷		—	500	Hz

Notes:

- For hot-switching, differential voltage across switch terminals must be less than or equal to 0.5 V and each switch port must be within +/-0.5 V of RF ground. See section [Hot Switch Restrictions](#).
- RF pins must not be allowed to electrically float during switch operation. See section [Floating Node Restrictions](#) for details on avoiding floating nodes.
- See section [Storage and Shelf Life](#) more information on shelf and floor life.
- RF pins include: HS1_x, HS2_x, MS1_x, MS2_x, LS1_x, LS2_x.
- Control and power pins include: V_{IN}, V_{DD}, V_{DD_IO}, PULL_UP, FLTB, FLIP_BIT, SCK, MOSI, MISO, SSB.
- See JESD22-B104 for mechanical shock test methodology at 1.0 ms, half-sine, 5 shocks/axis, 6 axis.
- See JESD22-B103 for vibration test methodology at 3.1 G and 30min/cycle, 1 cycle/axis, 3 axis.
- Maximum RF input power is 20dBm into 50 ohms.

Table 2. Recommended Operating Conditions

Parameter	Symbol	Minimum	Maximum	Unit	Conditions
Charge Pump Power Supply	V _{IN}	4.75	5.5	V	
Driver Logic Supply Voltage	V _{DD}	3.0	3.6	V	
Logic Reference Level (V _{DD_IO})	V _{DD_IO}	1.71	5.25	V	
Operating Temperature	T _A	-40	85	°C	Ambient
Switch Cycle Frequency		—	100	Hz	



Electrical Characteristics

All specifications valid over full supply voltage and operating temperature range unless otherwise noted.
Operating with all analog and digital GND pins connected to system ground (0 V).

Table 3. RF Performance Specifications

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Conditions
Operating Frequency Range		DC	—	20	GHz	
Differential Insertion Loss						
HS1 to HS2	SDD ₂₁	—	2.3	—	dB	@20GHz
MS1 to MS2		—	1.5	—	dB	@16GHz
HS1 to MS1		—	2.3	—	dB	
HS1 to MS1		—	0.9	—	dB	
HS2 to MS2		—	1.3	—	dB	
HS1 to MS2		—	2.3	—	dB	
MS1 to HS2		—	1.9	—	dB	
Single-ended Insertion Loss*						
LS1A to LS2A	S ₂₁	—	2.1	—	dB	@16GHz
LS1B to LS2B		—	2.4	—	dB	
HS1A to LS1A		—	0.9	—	dB	
HS1B to LS1B		—	1.0	—	dB	
HS2A to LS2A		—	0.8	—	dB	
HS2B to LS2B		—	1.1	—	dB	
MS1A to LS1A		—	0.9	—	dB	
MS1B to LS1B		—	1.5	—	dB	
MS2A to LS2A		—	0.9	—	dB	
MS2B to LS2B		—	1.6	—	dB	
HS1A to LS2A		—	2	—	dB	
HS1B to LS2B		—	1.9	—	dB	
MS1A to LS2A		—	2.2	—	dB	
MS1B to LS2B		—	2.3	—	dB	
MS2A to LS1A		—	2.2	—	dB	
MS2B to LS1B		—	2.3	—	dB	



Parameter	Symbol	Minimum	Typical	Maximum	Unit	Conditions		
HS2A to LS1A		—	1.9	—	dB			
HS2B to LS1B		—	1.9	—	dB			
Differential Return Loss								
HS1 to HS2	SDD ₁₁	—	22	—	dB	@20GHz		
		—	27	—	dB	@16GHz		
MS1 to MS2		—	22	—	dB			
HS1 to MS1		—	45	—	dB			
HS2 to MS2		—	29	—	dB			
HS1 to MS2		—	20	—	dB			
MS1 to HS2		—	21	—	dB			
Single-ended Return Loss*								
LS1A to LS2A	S ₁₁	—	15	—	dB	@16GHz		
LS1B to LS2B		—	28	—	dB			
HS1A to LS1A		—	18	—	dB			
HS1B to LS1B		—	20	—	dB			
HS2A to LS2A		—	18	—	dB			
HS2B to LS2B		—	21	—	dB			
MS1A to LS1A		—	15	—	dB			
MS1B to LS1B		—	9	—	dB			
MS2A to LS2A		—	14	—	dB			
MS2B to LS2B		—	8	—	dB			
HS1A to LS2A		—	13	—	dB			
HS1B to LS2B		—	24	—	dB			
MS1A to LS2A		—	14	—	dB			
MS1B to LS2B		—	19	—	dB			
MS2A to LS1A		—	14	—	dB			
MS2B to LS1B		—	28	—	dB			
HS2A to LS1A		—	12	—	dB			
HS2B to LS1B		—	24	—	dB			
Differential Isolation								
HS1 to HS2			—	48	—		dB	@20GHz



Parameter	Symbol	Minimum	Typical	Maximum	Unit	Conditions
	SDD ₂₁	—	52	—	dB	@16GHz
MS1 to MS2		—	36	—	dB	
HS1 to MS1		—	41	—	dB	
HS2 to MS2		—	43	—	dB	
HS1 to MS2		—	44	—	dB	
MS1 to HS2		—	64	—	dB	
Single-ended Isolation*						
LS1A to LS2A	S ₂₁	—	48	—	dB	@16GHz
LS1B to LS2B		—	44	—	dB	
HS1A to LS1A		—	38	—	dB	
HS1B to LS1B		—	37	—	dB	
HS2A to LS2A		—	38	—	dB	
HS2B to LS2B		—	37	—	dB	
MS1A to LS1A		—	35	—	dB	
MS1B to LS1B		—	35	—	dB	
MS2A to LS2A		—	35	—	dB	
MS2B to LS2B		—	35	—	dB	
HS1A to LS2A		—	36	—	dB	
HS1B to LS2B		—	44	—	dB	
MS1A to LS2A		—	40	—	dB	
MS1B to LS2B		—	45	—	dB	
MS2A to LS1A		—	40	—	dB	
MS2B to LS1B		—	42	—	dB	
HS2A to LS1A		—	37	—	dB	
HS2B to LS1B		—	43	—	dB	

Notes:

*The RF performance of the LS1 to LS2 can be improved by matching the length of the transmission lines externally to the MM5627 device. The significant phase delay is caused by the length difference between the LSA path and LSB signal paths.

*Please contact your local Menlo Micro sales support for further information.



Signal Integrity Differential Performance

Test conditions for the differential PAM4 eye-diagram performance measurements are listed below:

- Analyzed with ADK (Advanced SI Design Kit)
- Peak to peak input amplitude: 500 mVpp
- Signal path: (Figure 1 and 2) HS1 to HS2, (Figure 3) MS1 to MS2
- Tests performed at ambient temperature




Figure 1. HS1-HS2 Differential PAM4 Eye Diagram - 80 Gbps / Rise time 7.5ps (20 to 80%)

Table 4. HS1-HS2 Differential PAM4 Eye-Diagram Performance

Eye	Bit Rate (Gbps)	Eye Height (mV)	Eye Width (ps)	Total Jitter (Peak, ps)
0/1	80	77.53	9.22	15.77
1/2	80	78.29	10.62	14.37
2/3	80	77.52	9.23	15.76




Figure 2. HS1-HS2 Differential PAM4 Eye Diagram - 64 Gbps / Rise time 10ps (20 to 80%)

Table 5. HS1-HS2 Differential PAM4 Eye-Diagram Performance

Eye	Bit Rate (Gbps)	Eye Height (mV)	Eye Width (ps)	Total Jitter (Peak, ps)
0/1	64	129.8	16.58	14.66
1/2	64	130.9	18.21	13.04
2/3	64	132.8	16.84	14.41




Figure 3. MS1-MS2 Differential PAM4 Eye Diagram- 64 Gbps / Rise time 10ps (20 to 80%)

Table 6. MS1-MS2 Differential PAM4 Eye-Diagram Performance

Eye	Bit Rate (Gbps)	Eye Height (mV)	Eye Width (ps)	Total Jitter (Peak, ps)
0/1	64	77.18	10.19	21.05
1/2	64	78.16	12.75	18.49
2/3	64	79.58	10.41	20.84

**Table 7. Switch DC and AC Electrical Characteristics¹**

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Conditions
On / Off Switching						Includes settling time.
Settling time: on		—	26.5	—	μs	
Settling time: off		—	9	—	μs	
On / Off Switch Operations²		3x10 ⁹	—	—	Cycles	Specified at 25°C ambient.
Off-State Leakage Current at 30V_{DC}		—	7	60	nA	
On-State Resistance³	R _{ON}	—	1.7	4.0	Ω	HS to MS, HS to LS, MS to LS paths
		—	3.4	8.0	Ω	HS to HS, MS to MS, LS to LS paths

Notes:

1. DC measurements were performed in single-ended configuration.
2. Predicted number of operation cycles as observed on a sample size of 75 units, 100Hz cycle rate, and room temperature with Hot Switch Restrictions.
3. Measured at 30mA, DC.

**Table 8. Power Supply Specifications**

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Conditions
Charge Pump Power Supply	V_{IN}	4.75	5.0	5.5	V	
VIN Current (Dynamic)¹	I_{VIND}	—	1.7	2.75	mA	SPI mode, All CH switching at 100Hz
VIN Quiescent Current	I_{VINQ}	—	1.65	2.25	mA	Charge Pump On, All I/O and Channels Static
Low Voltage Logic Supply	V_{DD}	3.0	3.3	3.6	V	
VDD UVLO Rising Threshold	$UVLO_{RISE}$	2.77	—	2.95	V	
VDD UVLO Falling Threshold	$UVLO_{FALL}$	2.72	—	2.90	V	
Low Voltage Digital Current¹	I_{DD}	—	520	700	μ A	SPI mode, All CH Switching at 100Hz
Low Voltage Digital Quiescent Current	I_{DDQ}	—	480	550	μ A	Charge Pump On, All I/O & Channels Static
Low Voltage Digital Sleep Mode Current	$I_{DDSLEEP}$	—	<1	10	μ A	Charge Pump Off, SPI and Inputs in Static State
Logic Reference Level	V_{DD_IO}	1.71	—	5.25	V	
I/O Logic Supply Current	I_{DD_IOQ}	—	<10	50	μ A	All Channels Switching at 100Hz

Notes:

1. Specification is obtained by characterization.



Table 9. Digital Interface AC and DC Specifications

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Conditions
Logic I/O Level High	I/O _{VH}	0.7 x V _{DD_IO}	—	V _{DD_IO}	V	
Logic I/O Level Low	I/O _{VL}	0	—	0.3 x V _{DD_IO}	V	
Logic I/O Hysteresis (SCK only) ¹	I/O _{VH}	—	0.25	—	V	
Digital Input Capacitance	C _{IN}	—	2	5	pF	
SDO Load Capacitance ^{2 3}	C _{SDO}	—	—	10	pF	
SDO Source Current @ V _{DD_IO} ¹ :	I _{SDOH}					V _{OUT} = 0.8 x V _{DD_IO}
5 V		180	290	—	mA	
3.3V		75	140	—	mA	
1.8V		20	35	—	mA	
SDO Sink Current @ V _{DD_IO} ¹ :	I _{SDOL}					V _{OUT} = 0.2 x V _{DD_IO}
5.0 V		140	260	—	mA	
3.3 V		65	140	—	mA	
1.8 V		20	40	—	mA	
Pull down resistor at SDI, SCK, and FLIP_BIT pins	R _{PD}	120	200	280	kΩ	
CPEN bit toggle low time	T _{TOGGLE}	500	—	—	ns	Minimum time CP_EN has to be held low to restart the IC from fault condition
FLTB pin max sink current ¹		65	140	—	mA	FLTB = GND V _{DD_IO} =3.3V

Notes:

1. Specification is obtained by characterization.
2. Specification is for design guidance only.
3. SDO load capacitance = input capacitance of SDI pin + trace capacitance from SDO to SDI

**Table 10. Digital Interface Timing Specifications**

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Conditions
SPI Clock Frequency	SCK	—	—	33	MHz	
SDI Valid to SCK Setup Time¹	t _{SU}	2	—	—	ns	
SDI Valid to SCK Hold Time¹	t _{HD}	5	—	—	ns	
SCK High Time¹	t _{HI}	15.5	—	—	ns	
SCK Low Time¹	t _{LO}	15.5	—	—	ns	
SSB Pulse Width¹	t _{CSH}	15	—	—	ns	
LSB SCK to SSB High¹	t _{CSHLD}	15	—	—	ns	
SSB Low to SCK High¹	t _{CSSU}	15	—	—	ns	
SDO Propagation Delay from SCK Falling Edge¹	t _{SDOH}	10	—	—	ns	
SDO Output Valid after SSB Low¹	t _{CSDO}	20	—	—	ns	
SSB Inactive to SDO High Impedance¹	t _{SDOZ}	—	—	10	ns	

Notes:

1. Specification is obtained by characterization.

Table 11. Charge Pump and Driver Specifications

Parameter	Symbol	Minimum	Typical	Maximum	Unit	Conditions
Power-On-Reset¹	POR	—	1.25	2.5	ms	Time for logic input signals to be considered valid after application of VIN and VDD.
Start-Up Time	T _{ST}	—	20	33	ms	CPEN bit=1 to VPP rises to 90% of set value


Notes:

1. Specification is for design guidance only.



Hot Switch Restrictions

The MM5627 is not intended for hot switching applications and care should be taken to insure that switching occurs at less than 0.5 V. Further, the voltage at the switch terminals must be within +/-0.5 V relative to signal ground.



Floating Node Restrictions

RF pins must not be allowed to electrically float during switch operation and therefore require some form of DC path to ground to prevent charge accumulation. The MM5627 uses the superport configuration for improved high frequency performance. See Menlo Micro application note [Avoiding Floating Nodes](#) for a detailed explanation of the hazard conditions to avoid and recommended solutions.



Functional Block Diagram




Figure 4. Functional Block Diagram



Package / Pinout Information




Figure 5. Package Pinout (Top View/As Mounted)

See [Table 12](#) for detailed pin descriptions.

**Table 12. Detailed Pin Description**

Pin Name	Pin #	Description
HS1A	E15	Port 1A of the high-speed signal path. Can be used as an input or an output.
HS1B	H15	Port 1B of the high-speed signal path. Can be used as an input or an output.
MS1A	B15	Port 1A of the medium-speed signal path. Can be used as an input or an output.
MS1B	L15	Port 1B of the medium-speed signal path. Can be used as an input or an output.
LS1A	B12	Port 1A of the low-speed signal path. Can be used as an input or an output.
LS1B	B10	Port 1B of the low-speed signal path. Can be used as an input or an output.
HS2A	E2	Port 2A of the high-speed signal path. Can be used as an input or an output.
HS2B	H2	Port 2B of the high-speed signal path. Can be used as an input or an output.
MS2A	B2	Port 2A of the medium-speed signal path. Can be used as an input or an output.
MS2B	L2	Port 2B of the medium-speed signal path. Can be used as an input or an output.
LS2A	B5	Port 2A of the low-speed signal path. Can be used as an input or an output.
LS2B	B7	Port 2B of the low-speed signal path. Can be used as an input or an output.
SCK	T10	Clock input. Has an internal pull-down resistor.
MOSI	T9	SPI data input (SDI). Has an internal pull-down resistor.
MISO	T8	SPI data output (SDO). Has an internal pull-down resistor.
SSB	T7	Chip select. Has an internal pull-up resistor.
FLT_B	T16	Fault indicator. Open drain output to allow “Wire-OR” of multiple ICs. Goes low when a fault is detected. Can be left open if not used. Pull-up voltage must be $\leq VDD_{IO}$.



Pin Name	Pin #	Description
FLIP_BIT	R16	This pin has an internal pull-down resistor. In SPI mode, spread spectrum is enabled if high.
MODE	T3	This pin should be tied to GND.
VDD	R4, T5	3.3 V nominal input to digital logic and internal level translators. Bypass with a low ESR 1 μ F ceramic capacitor.
VDD_IO	T4	For 3.3 V nominal digital I/O levels, connect to VDD. For alternate I/O levels, connect to a separate supply (+1.8V to +5.0V). Bypass with a low ESR 1 μ F ceramic capacitor if separate from VDD.
PULL_UP	T15	Connect this pin directly to the FLTB. Has a built-in 4.99 k Ω resistor to VDD_IO.
DGND	T11	Digital ground, should be connected to PCB ground.
VIN	P16	Connect to 5 V power supply. Bypass with a low ESR 1 μ F ceramic capacitor.
CPGND	T13	Charge pump ground, should be connected to PCB ground.
VPP	T1	High-voltage (90V) charge pump output. Leave this pin unconnected.
AGND	T12	Analog ground, should be connected to PCB ground.



Pin Name	Pin #	Description
GND	A1,C1,D1,F1,G1,J1,K1,M1,N1, A2,C2,D2,F2,G2,J2,K2,M2,N2, A3,B3,C3,D3,E3,F3,G3,H3,J3,K3,L3,M3,N3, A4,B4,C4,D4,E4,F4,G4,H4,J4,K4,L4,M4,N4, C5,D5,E5,F5,G5,H5,J5,K5,L5,M5,N5, A6,B6,C6,D6,E6,F6,G6,H6,J6,K6,L6,M6,N6, C7,D7,E7,F7,G7,H7,J7,K7,L7,M7,N7, A8,B8,C8,D8,E8,F8,G8,H8,J8,K8,L8,M8,N8, P8,R8, A9,B9,C9,D9,E9,F9,G9,H9,J9,K9,L9,M9,N9, P9,R9, C10,D10,E10,F10,G10,H10,J10,K10,L10, M10,N10, A11,B11,C11,D11,E11,F11,G11,H11,J11, K11,L11,M11,N11, C12,D12,E12,F12,G12,H12,J12,K12,L12, M12,N12, A13,B13,C13,D13,E13,F13,G13,H13,J13, K13,L13,M13,N13, A14,B14,C14,D14,E14,F14,G14,H14,J14, K14,L14,M14,N14, A15,C15,D15,F15,G15,J15,K15,M15,N15, A16,C16,D16,F16,G16,J16,K16,M16,N16	Connect to common ground. These pins are internally connected to the RF ground reference.



RF Performance

Typical device performance for HS to HS path.




Figure 6. Insertion Loss/SDD21 for HS to HS Path




Figure 7. Return Loss/SDD11 HS to HS Path




Figure 8. Isolation/SDD21 HS to HS Path



Programming

Communication Interface

The MM5627 is controlled through SPI interface.

All the SPI pins (except SSB pin) and the FLIP_BIT pin have an internal pull-down resistor to ensure that no digital input pins are left floating.

The SSB pin has a pull-up current source. This ensures that the IC defaults to a disabled state.




Figure 9. SPI Timing Diagram

Serial Communication

MODE = 0, activates the 16-Bit Serial Peripheral Interface (SPI) module for operation. Multiple devices can be daisy-chained to drive multiple ICs using one SPI bus (see [Daisy Chain Operation](#), [Figure 12.](#), [Figure 13](#), and [Figure 14](#)). The SPI works at any frequency up to a maximum of 33 MHz and may operate at significantly lower frequencies if the logic signals adhere to the data setup and hold requirements.

SPI Interface Mode

SPI timing diagrams are provided in [Figure 9](#) through [Figure 14](#). In SPI mode, data transmission starts when SSB goes Low, causing the Target to output the Most Significant Bit (MSB) of data to the SDO (MISO) pin. Data transfer from Host to Target takes place during the rising edge of the clock (SCK), which is idle when SSB is High. This mode of operation requires data for Host and Target to be present on SDI (MOSI) before the rising edge of the clock (defining SDI to SCK setup time). Data is pushed out of the SDO (MISO) pin during the falling edge of the clock. After the first 16-bit transaction, Host writes the latest data (DN) to Target, while Target passes its previous (DN-1) stored data to the Host. Data is latched into the internal registers at the rising edge of SSB, if WR_EN = 1.



SPI Data Format

SPI data is sent in a 16-bit format. The first MSB bit (WE), if high, enables the Write mode. The following 7 MSB bits hold the Control and Fault Status bits. The 8 LSB bits hold the Switch State bits.




Figure 10. SPI Read Only (1 IC, No Daisy Chain)




Figure 11. SPI Read & Write (1 IC, No Daisy Chain)



SPI Control Registers

The SPI interface provides access to two 8-bit Internal Registers: Register STATE and Register CONTROL that are Read/Write registers. Register data is read by toggling SSB low and monitoring the data at the SDO pin while clocking the SCK pin. Register STATE holds the state of the 4 internal high-voltage outputs and is updated when SSB goes from LOW to HIGH, if the Write Enable bit is high.

Register CONTROL holds seven control bits (CPEN, VPPCOMP, FLT_MODE, and SLEEP), and the fault status bit (FSTAT). The MSB bit enables the Write mode if high. Settings in the CONTROL register are used instead.

Note: The first row of the register tables below shows the read/write type, and default state. At power-on-reset (POR), all bits in both registers are set to LOW internally.

State Register

Reference [Table 12](#) and [Figure 4](#) to find which HV output controls the partial differential switch states.

R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0
0	HVG	HVF	HVE	HVD	HVC	HVB	HVA
bit7							bit 0

bit 7: **Low** Set this bit low.

bit 6: **HVG – Controls the MS1 differential pair**

- 1 = HVG is set to VPP
- 0 = HVG is set to GND

bit 5: **HVF – Controls the HS1 differential pair**

- 1 = HVF is set to VPP
- 0 = HVF is set to GND

bit 4: **HVE – Controls the LS1 differential pair**

- 1 = HVE is set to VPP
- 0 = HVE is set to GND

bit 3: **HVD – Controls the MS2 differential pair**

- 1 = HVD is set to VPP
- 0 = HVD is set to GND



bit 2: **HVC** – *Controls the LS2 differential pair*

1 = HVC is set to VPP

0 = HVC is set to GND

bit 1: **HVB** – *Controls the HS2 differential pair*

1 = HVB is set to VPP

0 = HVB is set to GND

bit 0: **HVA**

1 = HVA is set to VPP

0 = HVA is set to GND



Control Register

R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0
WR_EN	FSTAT	SLEEP	FLTMODE	VPPCOMP	X	CPEN	X
bit7							bit 0

bit 7: WR_EN

- 1 = Enable write mode
- 0 = Disable Write mode (read only)

bit 6: FSTAT (see Note 1 below)

- 1 = VPP OR VDD Fault status = faulted
- 0 = VPP OR VDD Fault status = NOT faulted

bit 5: SLEEP

- 1 = SLEEP mode active (all analog circuits disabled)
- 0 = SLEEP mode inactive (all analog circuits enabled)

bit 4: FLTMODE

- 1 = Fault Mode Disabled (shutdown Disabled)
- 0 = Fault Mode Enabled (shutdown Enabled)

bit 3: VPPCOMP

- 1 = VPP under-voltage comparator is disabled.
- 0 = VPP under-voltage comparator is active.

bit 2: Do Not Care

This bit can be set to either state without effecting performance.

bit 1: CPEN

- 1 = Charge Pump is enabled
- 0 = Charge Pump is disabled

bit 0: Do Not Care

This bit can be set to either state without effecting performance.

Notes:

1. After this bit is set high, it must be written to 0 to clear the fault. If fault mode is enabled, CPEN must be toggled to restart the charge pump. See Fault Conditions for more information.
-



Daisy Chain Operation

Daisy chaining the ICs is permitted and involves connecting the MISO of one chip to the MOSI of the next chip in the chain, as shown in [Figure 12](#). SPI timing diagrams with daisy-chained devices are provided in [Figure 13](#) and [Figure 14](#).




Figure 12. SPI with 2 ICs Daisy-Chained




Figure 13. SPI Read Only (2 ICs Daisy-chained)




Figure 14. SPI Read & Write (2 ICs Daisy-Chained)



SPI Communication

MODE = 0 activates SPI Communication. There are 128 possible control states, each differential pair can be controlled independently. [Table 12](#) shows partial differential switch states.

Table 12. State Table in SPI Mode

Count	HVOUT								Switch State
	HVH	HVG	HVF	HVE	HVD	HVC	HVB	HVA	
0	0	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ALL OFF (OPEN)
1	0	OFF	ON	OFF	OFF	OFF	ON	ON	HS1 – HS2
2	0	OFF	OFF	ON	OFF	ON	OFF	ON	LS1 – LS2
3	0	OFF	ON	ON	OFF	OFF	OFF	OFF	HS1 – LS1
4	0	OFF	OFF	OFF	OFF	ON	ON	OFF	HS2 – LS2
5	0	ON	OFF	OFF	ON	OFF	OFF	ON	MS1 – MS2
6	0	ON	ON	OFF	OFF	OFF	OFF	OFF	HS1 – MS1
7	0	OFF	OFF	OFF	ON	OFF	ON	OFF	HS2 – MS2
8	0	ON	OFF	ON	OFF	OFF	OFF	OFF	MS1 – LS1
9	0	OFF	OFF	OFF	ON	ON	OFF	OFF	MS2 – LS2
10	0	OFF	ON	OFF	ON	OFF	OFF	ON	HS1 – MS2
11	0	OFF	ON	OFF	OFF	ON	OFF	ON	HS1 – LS2
12	0	ON	OFF	OFF	OFF	ON	OFF	ON	MS1 – LS2
13	0	OFF	OFF	ON	ON	OFF	OFF	ON	MS2 – LS1
14	0	ON	OFF	OFF	OFF	OFF	ON	ON	MS1 – HS2
15	0	OFF	OFF	ON	OFF	OFF	ON	ON	LS1 – HS2
16		ON	ON	ON	ON	ON	ON	ON	ALL ON (CLOSED)



Fault Conditions

There are two comparators that can signal a fault condition - VDD under voltage fault and VPP under voltage fault. Faults are reported.

Note: The VPP under voltage comparator can be disabled. It is disabled when the VPPCOMP bit in the CONTROL register is high.

The outputs of the VDD and VPP fault comparators are logically OR'ed. The output of the OR gate controls the FLTB pin. FLTB is an open-drain output and is ON (low impedance) if either fault is detected. In SPI mode, bit 6 of the CONTROL register provides VDD and VPP fault status.

At start-up, the FLTB pin is held OFF (high impedance). It is allowed to change state only after each voltage goes past its Enable threshold (VDD goes higher than $UVLO_{RISE}$ and VPP goes higher than V_{EN}). This prevents a race condition at startup.

Once VDD and VPP go above their thresholds, the comparators monitoring VDD and VPP actively monitor for faults. If VDD goes below $UVLO_{FALL}$ or VPP goes below VPP_{DIS} , a fault condition is signaled by setting the FLTB pin low and the Fault Status bit high (bit 6 in the CONTROL register). The FLTB pin returns to an open state when the fault condition is cleared and the FSTAT bit remains latched high until it is cleared via a SPI write. If Fault Mode is enabled (FLT_MODE bit = 0), the internal high-voltage outputs are all set low (all switches open) and the charge pump is turned off. The user must toggle the CPEN register bit low and then high to restart the device.

If Fault Mode is disabled (FLT_MODE bit = 1), no action is taken by the IC. The fault condition is reported but does not affect the charge pump operation or switch states.




Figure 15. Flowchart for Fault

Notes:

1. The un-faulted supply continues to be monitored when a fault occurs. The FLT signal remains faulted until both supplies are above their brownout trip level.
2. VDD_IO is not monitored unless it is connected to VDD.
3. VPP is not monitored if: VPPCOMP = 1.

GPIO Control

If you prefer to control the device using a GPIO interface instead of SPI, please refer to Menlo’s “GPIO to SPI Translator Application Package,” available through the Menlo Support Portal.



Application Circuit Diagram

Figure 16, and Figure 17 show MM5627 application diagrams. For additional applications, refer to the MM5627 Application Notes.

Visit our [website](#) to explore the [Ideal Switch® HSIO SignalFlow Studio](#), which is an interactive web-based tool that highlights the possible connection paths, performance tradeoffs, and programming instructions.




Figure 16. External Circuits for SPI Mode




Figure 17. Differential SP5T



Package Drawing

Figure 18 shows the 8.2 mm x 8.2 mm 227P LGA package drawing. All dimensions are given in millimeters.




Figure 18. Package Drawing



MM5627 EVK PCB Layout

Figure 19 shows the PCB layout based on the MM5627 EVK.




Figure 19. MM5627 EVK PCB Layout

Please contact your local Menlo Micro sales support for further information.



Recommended Solder Reflow Profile




Figure 20. Reflow Profile

Reflow profiles and assembly guidelines are given for RoHS-compliant (lead-free) solder alloy.

Follow Moisture Sensitivity Level (MSL) 3 handling precautions specified in IPC/JEDEC J-STD-020.


Storage and Shelf Life

Under typical industry storage conditions ($\leq 30^\circ\text{C}/60\% \text{RH}$) in Moisture Barrier Bags, the following is recommended:

- Customer Shelf Life: 24 months from customer receipt date.
- Extended Shelf Life: 60 months from customer receipt date if re-bagged every 24 months or less.



Package Marking Information



- Dot • = Pin 1 Indicator
- Line 1 = 2D Bar Code
- Line 2 = Human-readable product code

Figure 21. Package Marking Drawing



Package Options and Ordering Information

All Menlo Micro solutions are EAR99 compliant.

Part Number	Package Description	Temp Range	Device Marking ¹
MM5627-01NDB	Dual DP3T w/internal charge pump - DC coupled loopback high-speed 80Gbps - enhanced RF & 7 CTRL - 8.2mm x 8.2mm LGA Industrial Temperature	-40C to +85C	CE-xxxxx
MM5627-01NDB-TR	Dual DP3T w/internal charge pump - DC coupled loopback high-speed 80Gbps - enhanced RF & 7 CTRL - 8.2mm x 8.2mm LGA Industrial Temperature Tape and Reel (Qty 250)	-40C to +85C	CE-xxxxx
MM5627EVK2A	High-performance evaluation board for MM5627-01NDB (Dual DP3T w/internal charge pump-DC coupled loopback, w/SV Microwave connectors-QTY-24), DC-80 Gbps - 8.2mmx8.2mm LGA		
MM5627EVK2B	High-performance evaluation board for MM5627-01NDB (Dual DP3T w/internal charge pump-DC coupled loopback, w/SV Microwave connectors-QTY-12), DC-80 Gbps - 8.2mmx8.2mm LGA		

Notes:

1. Additional markings may be present, including logo or lot trace code information. This information may be a 2D barcode or other human-readable markings. Note that 'x' is a placeholder for a 5-digit numerical code.

Bulk	Tape and Reel ¹
MM5627-01NDB	MM5627-01NDB-TR

Notes:

1. 250pcs standard tape and reel increment.



Important Information

Disclaimer

The data presented in this document is for informational purposes only and shall in no event be regarded as a guarantee of conditions or characteristics. Any warranty or license for this product shall be specified and governed by the terms of a separate purchase agreement. Menlo Micro does not assume any liability arising out of the application or use of this product; neither does it convey any license under its patent rights, nor the rights of others.

Menlo Micro reserves the right to make changes in these specifications and features shown herein to improve reliability, function, and design; or to discontinue this product at any time without notice or obligation. Contact our product representative for the most current information.

Warning

This product is not authorized for use:

- In any life support systems.
- Applications for implanting into the human body, without the express written approval from Menlo Micro.

Trademark Notices

All trademarks and product service marks are owned by Menlo Microsystems, Inc.

Contact Information

Please contact Menlo Micro for the latest specifications, additional product information, test and evaluation boards, product samples, worldwide sales and distribution locations:

Internet: www.menlomicro.com

E-mail: sales@menlomicro.com

For product technical questions and application information: support@menlomicro.com.